• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    A memory cell and a method of fabricating the memory cell having a small active area. By forming a spacer in a window that is sized at the photolithographic limit, a pore may be formed in dielectric layer which is smaller than the photolithographic limit. Electrode material is deposited into the pore, and a layer of structure changing material, such as chalcogenide, is deposited onto the lower electrode, thus creating a memory element having an extremely small and reproducible active area.
    公开号:US20010002046A1
    申请号:US09/740,256
    申请日:2000-12-19
    公开日:2001-05-31
    发明作者:Alan Reinberg；Russell Zahorik；Renee Zahorik
    申请人:Reinberg Alan R.；Zahorik Russell C.；Renee Zahorik；
    IPC主号:H01L27-2463
    专利说明:
    [0001] 1. Field Of The Invention [0001]
    [0002] The present invention relates generally to semiconductor fabrication techniques and, more particularly, to a method for fabricating small electrodes for use with a chalcogenide switching device, such as, for example, a chalcogenide memory cell. [0002]
    [0003] 2. Background Of The Related Art [0003]
    [0004] Microprocessor-controlled integrated circuits are used in a wide variety of applications. Such applications include personal computers, vehicle control systems, telephone networks, and a host of consumer products. As is well known, microprocessors are essentially generic devices that perform specific functions under the control of a software program. This program is stored in a memory device coupled to the microprocessor. Not only does the microprocessor access a memory device to retrieve the program instructions, it also stores and retrieves data created during execution of the program in one or more memory devices. [0004]
    [0005] There are a variety of different memory devices available for use in microprocessor-based systems. The type of memory device chosen for a specific function within a microprocessor-based system depends largely upon what features of the memory are best suited to perform the particular function. For instance, volatile memories, such as dynamic random access memories (DRAMs), must be continually powered in order to retain their contents, but they tend to provide greater storage capability and programming options and cycles than non-volatile memories, such as read only memories (ROMs). While non-volatile memories that permit limited reprogramming exist, such as electrically erasable and programmable “ROMs,” all true random access memories, i.e., those memories capable of 10[0005] 14 programing cycles are more, are volatile memories. Although one time programmable read only memories and moderately reprogrammable memories serve many useful applications, a true nonvolatile random access memory (NVRAM) would be needed to surpass volatile memories in usefulness.
    [0006] Efforts have been underway to create a commercially viable memory device, which is both random access and nonvolatile, using structure changing memory elements, as opposed to charge storage memory elements used in most commercial memory devices. The use of electrically writable and erasable phase change materials, i.e., materials which can be electrically switched between generally amorphous and generally crystalline states or between different resistive states while in crystalline form, in memory applications is known in the art and is disclosed, for example, in U.S. Pat. No. 5,296,716 to Ovshinsky et al., the disclosure of which is incorporated herein by reference. The Ovshinsky patent is believed to indicate the general state of the art and to contain a discussion of the general theory of operation of chalcogenide materials, which are a particular type of structure changing material. [0006]
    [0007] As disclosed in the Ovshinsky patent, such phase change materials can be electrically switched between a first structural state, in which the material is generally amorphous, and a second structural state, in which the material has a generally crystalline local order. The material may also be electrically switched between different detectable states of local order across the entire spectrum between the completely amorphous and the completely crystalline states. In other words, the switching of such materials is not required to take place in a binary fashion between completely amorphous and completely crystalline states. Rather, the material can be switched in incremental steps reflecting changes of local order to provide a “gray scale” represented by a multiplicity of conditions of local order spanning the spectrum from the completely amorphous state to the completely crystalline state. [0007]
    [0008] These memory elements are monolithic, homogeneous, and formed of chalcogenide material typically selected from the group of Te, Se, Sb, Ni, and Ge. This chalcogenide material exhibits different electrical characteristics depending upon its state. For instance, in its amorphous state the material exhibits a higher resistivity than it does in its crystalline state. Such chalcogenide materials can be switched between numerous electrically detectable conditions of varying resistivity in nanosecond time periods with the input of picojoules of energy. The resulting memory element is truly non-volatile. It will maintain the integrity of the information stored by the memory cell without the need for periodic refresh signals, and the data integrity of the information stored by these memory cells is not lost when power is removed from the device. The memory material is also directly overwritable so that the memory cells need not be erased, i.e., set to a specified starting point, in order to change information stored within the memory cells. Finally, the large dynamic range offered by the memory material theoretically provides for the gray scale storage of multiple bits of binary information in a single cell by mimicking the binary encoded information in analog form and, thereby, storing multiple bits of binary encoded information as a single resistance value in a single cell. [0008]
    [0009] The operation of chalcogenide memory cells requires that a region of the chalcogenide memory material, called the “active region,” be subjected to a current pulse to change the crystalline state of the chalcogenide material within the active region. Typically, a current density of between about 10[0009] 5 and 107 amperes/cm2 is needed. To obtain this current density in a commercially viable device having at least 64 million memory cells, for instance, the active region of each memory cell must be made as small as possible to minimize the total current drawn by the memory device. Currently, chalcogenide memory cells are fabricated by first creating a diode in a semiconductor substrate. A lower electrode is created over the diode, and a layer of dielectric material is deposited onto the lower electrode. A small opening is created in the dielectric layer. A second dielectric layer, typically of silicon nitride, is then deposited onto the dielectric layer and into the opening. The second dielectric layer is typically about 40 Angstroms thick. The chalcogenide material is then deposited over the second dielectric material and into the opening. An upper electrode material is then deposited over the chalcogenide material.
    [0010] A conductive path is then provided from the chalcogenide material to the lower electrode material by forming a pore in the second dielectric layer by a process known as “popping.” Popping involves passing an initial high current pulse through the structure to cause the second dielectric layer to breakdown. This dielectric breakdown produces a conductive path through the memory cell. Unfortunately, electrically popping the thin silicon nitride layer is not desirable for a high density memory product due to the high current and the large amount of testing time required. Furthermore, this technique may produce memory cells with differing operational characteristics, because the amount of dielectric breakdown may vary from cell to cell. [0010]
    [0011] The active regions of the chalcogenide memory material within the pores of the dielectric material created by the popping technique are believed to change crystalline structure in response to applied voltage pulses of a wide range of magnitudes and pulse durations. These changes in crystalline structure alter the bulk resistance of the chalcogenide active region. Factors such as pore dimensions (e.g., diameter, thickness, and volume), chalcogenide composition, signal pulse duration, and signal pulse waveform shape may affect the magnitude of the dynamic range of resistances, the absolute endpoint resistances of the dynamic range, and the voltages required to set the memory cells at these resistances. For example, relatively thick chalcogenide films, e.g., about 4000 Angstroms, result in higher programming voltage requirements, e.g., about 15-25 volts, while relatively thin chalcogenide layers, e.g., about 500 Angstroms, result in lower programming voltage requirements, e.g., about 1-7 volts. Thus, to reduce the required programming voltage, it has been suggested that the cross-sectional area of the pore should be reduced to reduce the size of the chalcogenide element. [0011]
    [0012] The energy input required to adjust the crystalline state of the chalcogenide active region of the memory cell is directly proportional to the minimum lateral dimension of the pore. In other words, programming energy decreases as the pore size decreases. Conventional chalcogenide memory cell fabrication techniques provide a minimum lateral pore dimension, e.g., the diameter or width of the pore, that is limited by the photolithographic size limit. This results in pore sizes having minimum lateral dimensions down to approximately 1 micron. [0012]
    [0013] The present invention is directed to overcoming, or at least reducing the affects of, one or more of the problems set forth above. [0013] SUMMARY OF THE INVENTION
    [0014] In accordance with one aspect of the present invention, there is provided a memory cell. The memory cell includes an access device that is formed on a semiconductor substrate. A layer of dielectric material is disposed on the access device. The layer of dielectric material has a port therein. The pore is smaller that the photolithographic limit. A first layer of conductive material is disposed within the pore to form a first electrode. A layer of structure changing material is disposed on the first electrode. A second layer of conductive material is disposed on the layer of structure changing material to form a second electrode. [0014]
    [0015] In accordance with another aspect of the present invention, there is provided a memory array. The memory array includes a plurality of memory cells. Each memory cell includes an access device that is formed on a semiconductor substrate. A layer of dielectric material is disposed on the access device. The layer of dielectric material has a pore therein. The pore is smaller than the photolithographic limit. A first layer of conductive material is disposed within the pore to form a first electrode. A layer of structure changing material is disposed on the first electrode. A second layer of conductive material is disposed on the layer of structure changing material to form a second electrode. The memory array also includes a grid that is coupled to the plurality of memory cells. The grid is formed by a first plurality of conductive lines that generally extend in a first direction and a second plurality of conductive lines that generally extend in a second direction. [0015]
    [0016] In accordance with still another aspect of the present invention, there is provided a method of fabricating a memory cell. The method includes the steps: (a) forming an access device on a semiconductor substrate; (b) depositing a layer of dielectric material on the access device; (c) forming a pore in the layer of dielectric material, where the pore is smaller than the photolithographic limit; (d) depositing a first layer of conductive material within the pore to form a first electrode; (e) depositing a layer of structure changing material on the first electrode; and (f) depositing a second layer of conductive material on the layer of structure changing material to form a second electrode. [0016]
    [0017] In accordance with yet another aspect of the present invention, there is provided a method of fabricating a memory array. The method includes the steps of (a) forming an access device on a semiconductor substrate; (b) forming a first plurality of conductive lines, where each of the first plurality of conductive lines is coupled to respective access devices; (c) depositing a layer of dielectric material on the access device; (d) forming a pore in the layer of dielectric material, where the pore is smaller than the photolithographic limit; (e) depositing a first layer of conductive material within the pore to form a first electrode; (f) depositing a layer of structure changing material on the first electrode; (g) depositing a second layer of conductive material on the layer of structure changing material to form a second electrode; and (h) forming a second plurality of conductive lines, where each of the second plurality of conductive lines is coupled to respective second electrodes. [0017]
    [0018] In accordance with a further aspect of the present invention, there is provided a method of fabricating an array of pores. The method includes the steps of (a) forming a mask over a layer of dielectric material, where the mask has a plurality of windows therein exposing portions of the layer of dielectric material, and where the windows are sized at the photolithographic limit; (b) forming a spacer within each of the windows, where each spacer covers a peripheral portion of the respective exposed portion of the layer of dielectric material to create a second window that exposes a portion of the layer of dielectric material smaller than the photolithographic limit; and (c) removing the exposed portions of the layer of dielectric material created by the second windows to create the pores. [0018]
    [0019] In accordance with an even further aspect of the present invention, there is provided a memory cell. The memory cell includes an access device that is formed on a semiconductor substrate. A layer of dielectric material is disposed on the access device. The layer of dielectric material has a pore therein. The pore is formed by forming a mask over the layer of dielectric material. The mask has a window therein which exposes a portion of the layer of dielectric material. The window is sized at the photolithographic limit. A spacer is formed within the window. The spacer covers a peripheral portion of the exposed portion of the layer of dielectric material to create a second window exposing a portion of the layer of dielectric material smaller than the photolithographic limit. The exposed portion of the layer of dielectric material created by the second window is removed to create the pore. A first layer of conductive material is disposed within the pore to form a first electrode. A layer of structure changing material is disposed on the first electrode. A second layer of conductive material is disposed on the layer of structure changing material to form a second electrode. [0019] DESCRIPTION OF THE DRAWINGS
    [0020] The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which: [0020]
    [0021] FIG. 1 illustrates a schematic depiction of a substrate containing a memory device which includes a memory matrix and peripheral circuitry; [0021]
    [0022] FIG. 2 illustrates an exemplary schematic depiction of the memory matrix or array of FIG. 1; [0022]
    [0023] FIG. 3 illustrates an exemplary memory cell having a memory element, such as a resistor, and an access device, such as a diode; [0023]
    [0024] FIG. 4 illustrates a top view of a portion of a semiconductor memory array; [0024]
    [0025] FIG. 5 illustrates a cross-sectional view of an exemplary memory cell at an early stage of fabrication; [0025]
    [0026] FIG. 6, FIG. 7, and FIG. 8 illustrate the formation of a spacer and a small pore for the exemplary memory element; [0026]
    [0027] FIG. 9 illustrates the small pore of the memory element; [0027]
    [0028] FIG. 10 and FIG. 11 illustrate the formation of an electrode in the small pore; [0028]
    [0029] FIG. 12 illustrates the deposition of memory material over the lower electrode; [0029]
    [0030] FIG. 13 illustrates the deposition of the upper electrode of the memory cell; [0030]
    [0031] FIG. 14 illustrates the deposition of an insulative layer and an oxide layer over the upper electrode of the memory cell; and [0031]
    [0032] FIG. 15 illustrates the formation of a contact extending through the oxide and insulative layer to contact the upper electrode. [0032] DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
    [0033] Turning now to the drawings, and referring initially to FIG. 1, a memory device is illustrated and generally designated by a reference numeral [0033] 10. The memory device 10 is an integrated circuit memory that is advantageously formed on a semiconductor substrate 12. The memory device 10 includes a memory matrix or array 14 that includes a plurality of memory cells for storing data, as described below. The memory matrix 14 is coupled to periphery circuitry 16 by the plurality of control lines 18. The periphery circuitry 16 may include circuitry for addressing the memory cells contained within the memory matrix 14, along with circuitry for storing data in and retrieving data from the memory cells. The periphery circuitry 16 may also include other circuitry used for controlling or otherwise insuring the proper functioning of the memory device 10.
    [0034] A more detailed depiction of the memory matrix [0034] 14 is illustrated in FIG. 2. As can be seen, the memory matrix 14 includes a plurality of memory cells 20 that are arranged in generally perpendicular rows and columns. The memory cells 20 in each row are coupled together by a respective word line 22, and the memory cells 20 in each column are coupled together by a respective digit line 24. Specifically, each memory cell 20 includes a word line node 26 that is coupled to a respective word line 22, and each memory cell 20 includes a digit line node 28 that is coupled to a respective digit line 24. The conductive word lines 22 and digit lines 24 are collectively referred to as address lines. These address lines are electrically coupled to the periphery circuitry 16 so that each of the memory cells 20 can be accessed for the storage and retrieval of information.
    [0035] FIG. 3 illustrates an exemplary memory cell [0035] 20 that may be used in the memory matrix 14. The memory cell 20 includes a memory element 30 which is coupled to an access device 32. In this embodiment, the memory element 30 is illustrated as a programmable resistive element, and the access device 32 is illustrated as a diode. Advantageously, the programmable resistive element may be made of a chalcogenide material, as will be more fully explained below. Also, the diode 32 may be a conventional diode, a zener diode, or an avalanche diode, depending upon whether the diode array of the memory matrix 14 is operated in a forward biased mode or a reverse biased mode. As illustrated in FIG. 3, the memory element 30 is coupled to a word line 22, and the access device 32 is coupled to a digit line 24. However, it should be understood that connections of the memory element 20 may be reversed without adversely affecting the operation of the memory matrix 14.
    [0036] As mentioned previously, a chalcogenide resistor may be used as the memory element [0036] 30. A chalcogenide resistor is a structure changing memory element because its molecular order may be changed between an amorphous state and a crystalline state by the application of electrical current. In other words, a chalcogenide resistor is made of a state changeable material that can be switched from one detectable state to another detectable state or states. In state changeable materials, the detectable states may differ in their morphology, surface typography, relative degree of order, relative degree of disorder, electrical properties, optical properties, or combinations of one or more of these properties. The state of a state changeable material may be detected by measuring the electrical conductivity, electrical resistivity, optical transmissivity, optical absorption, optical refraction, optical reflectivity, or a combination of these properties. In the case of a chalcogenide resistor specifically, it may be switched between different structural states of local order across the entire spectrum between the completely amorphous state and the completely crystalline state.
    [0037] The previously mentioned Ovshinsky patent contains a graphical representation of the resistance of an exemplary chalcogenide resistor as a function of voltage applied across the resistor. It is not unusual for a chalcogenide resistor to demonstrate a wide dynamic range of attainable resistance values of about two orders of magnitude. When the chalcogenide resistor is in its amorphous state, its resistance is relatively high. As the chalcogenide resistor changes to its crystalline state, its resistance decreases. [0037]
    [0038] As discussed in the Ovshinsky patent, low voltages do not alter the structure of a chalcogenide resistor, while higher voltages may alter its structure. Thus, to “program” a chalcogenide resistor, i.e., to place the chalcogenide resistor in a selected physical or resistive state, a selected voltage in the range of higher voltages is applied across the chalcogenide resistor, i.e., between the word line [0038] 22 and the digit line 24. Once the state of the chalcogenide resistor has been set by the appropriate programming voltage, the state does not change until another programming voltage is applied to the chalcogenide resistor. Therefore, once the chalcogenide resistor has been programmed, a low voltage may be applied to the chalcogenide resistor, i.e., between the word line 22 and the digit line 24, to determine its resistance without changing its physical state. As mentioned previously, the addressing, programming, and reading of the memory elements 20 and, thus, the application of particular voltages across the word lines 22 and digit lines 24, is facilitated by the periphery circuitry 16.
    [0039] The memory cell [0039] 20, as illustrated in FIG. 3, may offer significant packaging advantages as compared with memory cells used in traditional random access and read only memories. This advantage stems from the fact that the memory cell 20 is a vertically integrated device. In other words, the memory element 30 may be fabricated on top of the access device 32. Therefore, using the memory cell 20, it may be possible to fabricate an X-point cell that is the same size as the crossing area of the word line 22 and the digit line 24, as illustrated in FIG. 4. However, the size of the access device 32 typically limits the area of the memory cell 20, because the access device 32 must be large enough to handle the programming current needed by the memory element 30.
    [0040] As discussed previously, to reduce the required programming current, many efforts have been made to reduce the pore size of the chalcogenide material that forms the memory element [0040] 30. These efforts have been made in view of the theory that only a small portion of the chalcogenide material, referred to as the “active region,” is structurally altered by the programming current. However, it is believed that the size of the active area of the chalcogenide memory element 30 may be reduced by reducing the size of an electrode which borders the chalcogenide material. By reducing the active area and, thus, the required programming current, the size of the access device may be reduced to create an X-point cell memory. For example, a cell with a chalcogenide cross-sectional area equivalent to a circle with an 0.2 μm diameter might require a current pulse of 2 mA to program to high resistance state. If the diameter of the cell is reduced to 0.1 μm the current could be reduced to about 0.5 mA. Over certain ranges of operation the programming current is directly proportional to the area of the cell.
    [0041] The actual structure of an exemplary memory cell [0041] 20 is illustrated in FIG. 15, while a method for fabricating the memory cell 20 is described with reference to FIGS. 5-15. It should be understood that while the fabrication of only a single memory cell 20 is discussed below, thousands of similar memory cells may be fabricated simultaneously. Although not illustrated, each memory cell is electrically isolated from other memory cells in the array in any suitable manner, such as by the addition imbedded field oxide regions between each memory cell.
    [0042] In the interest of clarity, the reference numerals designating the more general structures described in reference to FIGS. [0042] 1-4 will be used to describe the more detailed structures illustrated in FIGS. 5-15, where appropriate. Referring first to FIG. 5, the digit lines 24 are formed in or on a substrate 12. As illustrated in FIG. 5, the digit line 24 is formed in the P-type substrate 12 as a heavily doped N+ type trench. This trench may be strapped with appropriate materials to enhance its conductivity. The access device 32 is formed on top of the digit line 24. The illustrated access device 32 is a diode formed by a layer of N doped polysilicon 40 and a layer of P+ doped polysilicon 42. Next, a layer of insulative or dielectric material 44 is disposed on top of the P+ layer 42. The layer 44 may be formed from any suitable insulative or dielectric material, such as plasma enhanced CVD SiO2, or PECVD silicon nitride or standard thermal CVD Sa3Ny.
    [0043] The formation of a small pore in the dielectric layer [0043] 44 is illustrated with reference to FIGS. 5-9. First, a hard mask 46 is deposited on top of the dielectric layer 44 and patterned to form a window 48, as illustrated in FIG. 6. The window 48 in the hard mask 46 is advantageously as small as possible. For instance, the window 48 may be formed at the photolithographic limit by conventional photolithographic techniques. The photolithographic limit, i.e., the smallest feature that can be patterned using photolithographic techniques, is currently about 0.21 μm. Once the window 48 has been formed in the hard mask 46, a layer of spacer material 50 is deposited over the hard mask 46 in a conformal fashion so that the upper surface of the spacer material 50 is recessed where the spacer material 50 covers the window 48. Although any suitable material may be used for the spacer material 50, a dielectric material, such CVD amorphous or polycrystalline silicon, may be advantageous.
    [0044] The layer of spacer material [0044] 50 is subjected to an anisotropic etch using a suitable etchant, such as HBr+Cl2. The rate and time of the etch are controlled so that the layer of spacer material 50 is substantially removed from the upper surface of the hard mask 48 and from a portion of the upper surface of the dielectric layer 44 within the window 48, leaving sidewall spacers 52 within the window 48. The sidewall spacers 52 remain after a properly controlled etch because the vertical dimension of the spacer material 50 near the sidewalls of the window 48 is approximately twice as great as the vertical dimension of the spacer material 50 on the surface of the hard mask 46 and in the recessed area of the window 48.
    [0045] Once the spacers [0045] 52 have been formed, an etchant is applied to the structure to form a pore 54 in the dielectric layer 44, as illustrated in FIG. 8. The etchant is an anisotropic etchant that selectively removes the material of the dielectric layer 44 bounded by the spacers 52 until the P+ layer 42 is reached. As a result of the fabrication method to this point, if the window 48 is at the photolithographic limit, the pore 54 is smaller than the photolithographic limit, e.g., on the order of 0.1 μm. After the pore 54 has been formed, the hard mask 46 and the spacers 52 may be removed, as illustrated in FIG. 9. The hard mask 46 and the spacers 52 may be removed by any suitable method, such as by etching or by chemical mechanical planarization (CMP).
    [0046] The pore [0046] 54 is then filled to a desired level with a material suitable to form the lower electrode of the chalcogenide memory element 30. As illustrated in FIG. 10, a layer of electrode material 56 is deposited using collimated physical vapor deposition (PVD). By using collimated PVD, or another suitable directional deposition technique, the layer of electrode material 56 is formed on top of the dielectric layer 44 and within the pore 54 with substantially no sidewalls. Thus, the layer of electrode material 56 on top of the dielectric layer 44 may be removed, using CMP for instance, to leave the electrode 56 at the bottom of the pore 54, as illustrated in FIG. 11. It should be understood that the electrode material 56 may be comprised of one or more materials, and it may be formed in one or more layers. For instance, a lower layer of carbon may be used as a barrier layer to prevent unwanted migration between the subsequently deposited chalcogenide material and the P+ type layer 42. A layer of titanium nitride (TiN) may then be deposited upon the layer of carbon to complete the formation of the electrode 56.
    [0047] After the lower electrode [0047] 56 has been formed, a layer of chalcogenide material 58 may be deposited so that it contacts the lower electrode 56, as illustrated in FIG. 12. Various types of chalcogenide materials may be used to form the chalcogenide memory element 30. For example, chalcogenide alloys may be formed from tellurium, antimony, germanium, selenium, bismuth, lead, strontium, arsenic, sulfur, silicon, phosphorous, and oxygen. Advantageously, the particular alloy selected should be capable of assuming at least two generally stable states in response to a stimulus, for a binary memory, and capable of assuming multiple generally stable states in response to a stimulus, for a higher order memory. Generally speaking, the stimulus will be an electrical signal, and the multiple states will be different states of crystallinity having varying levels of electrical resistance. Alloys that may be particularly advantageous include tellurium, antimony, and germanium having approximately 55 to 85 percent tellurium and 15 to 25 percent germanium, such as Te56Ge22Sb22.
    [0048] If the lower electrode [0048] 56 is recessed within the pore 54, a portion of the chalcogenide material 58 will fill the remaining portion of the pore 54. In this case, any chalcogenide material 58 adjacent the pore 54 on the surface of the dielectric layer 44 may be removed, using CMP for instance, to create a chalcogenide element of extremely small proportions. Alternatively, if the lower electrode 56 completely fills the pore 54, the chalcogenide material 58 adjacent the pore 54 may remain, because the extremely small size of the lower electrode 56 still creates a relatively small active area in a vertical direction through the chalcogenide material 58. Because of this characteristic, even if the lower electrode 56 only partially fills the pore 54, as illustrated, the excess chalcogenide material 58 adjacent the pore 54 need not be removed to create a memory element 30 having an extremely small active area.
    [0049] Regardless of which alternative is chosen, the upper electrode [0049] 60 is deposited on top of the chalcogenide material 58, as illustrated in FIG. 13. After the upper electrode 60, the chalcogenide material 58, the dielectric layer 44, and the access device 32 have been patterned and etched to form an individual memory cell 20, a layer of insulative material 62, such as silicon nitride, is deposited over the structure, as illustrated in FIG. 14. A layer of oxide 64 is then deposited over the insulative layer 62. Finally, the oxide layer 64 is patterned and a contact hole 66 is formed through the oxide layer 64 and the insulative layer 62, as illustrated in FIG. 15. The contact hole 66 is filled with a conductive material to form the word line 22.
    [0050] While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims. [0050]
    权利要求:
    Claims (31)
    [1" id="US-20010002046-A1-CLM-00001] 1. A memory cell comprising:
    an access device formed on a semiconductor substrate;
    a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being smaller than a photolithographic limit;
    a first layer of conductive material disposed within said pore to form a first electrode;
    a layer of structure changing material disposed on said first electrode; and
    a second layer of conductive material disposed on said layer of structure changing material to form a second electrode.
    [2" id="US-20010002046-A1-CLM-00002] 2. The memory cell, as set forth in
    claim 1 , wherein said access device comprises a diode.
    [3" id="US-20010002046-A1-CLM-00003] 3. The memory cell, as set forth in
    claim 2 , wherein said diode comprises:
    a layer of N doped polysilicon disposed on said substrate; and
    a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.
    [4" id="US-20010002046-A1-CLM-00004] 4. The memory cell, as set forth in
    claim 1 , wherein said structure changing material comprises a chalcogenide material.
    [5" id="US-20010002046-A1-CLM-00005] 5. The memory cell, as set forth in
    claim 1 , further comprising a layer of insulative material substantially surrounding said access device, said layer of dielectric material, said layer of structure changing material, and said upper electrode.
    [6" id="US-20010002046-A1-CLM-00006] 6. The memory cell, as set forth in
    claim 1 , wherein said layer of structure changing material is disposed in said pore.
    [7" id="US-20010002046-A1-CLM-00007] 7. A memory array comprising:
    a plurality of memory cells, each memory cell comprising:
    an access device formed on a semiconductor substrate;
    a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being smaller than a photolithographic limit;
    a first layer of conductive material disposed within said pore to form a first electrode;
    a layer of structure changing material disposed on said first electrode; and
    a second layer of conductive material disposed on said layer of structure changing material to form a second electrode; and
    a grid coupled to said plurality of memory cells, said grid formed by a first plurality of conductive lines generally extending in a first direction and a second plurality of conductive lines generally extending in a second direction.
    [8" id="US-20010002046-A1-CLM-00008] 8. The memory array, as set forth in
    claim 7 , wherein said access device comprises a diode.
    [9" id="US-20010002046-A1-CLM-00009] 9. The memory array, as set forth in
    claim 8 , wherein said diode comprises:
    a layer of N doped polysilicon disposed on said substrate; and
    a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.
    [10" id="US-20010002046-A1-CLM-00010] 10. The memory array, as set forth in
    claim 7 , wherein said structure changing material comprises a chalcogenide material.
    [11" id="US-20010002046-A1-CLM-00011] 11. The memory array, as set forth in
    claim 7 , wherein each of said plurality of memory cells further comprises a layer of insulative material substantially surrounding said access device, said layer of dielectric material, said layer of structure changing material, and said second electrode.
    [12" id="US-20010002046-A1-CLM-00012] 12. The memory array, as set forth in
    claim 7 , wherein said layer of structure changing material is disposed in said pore.
    [13" id="US-20010002046-A1-CLM-00013] 13. The memory array, as set forth in
    claim 7 , wherein said plurality of memory cells are arranged in a plurality of generally perpendicular rows and columns.
    [14" id="US-20010002046-A1-CLM-00014] 14. The memory array, as set forth in
    claim 13 , wherein each of said first plurality of conductive lines are coupled to memory cells in a respective row, and wherein each of said second plurality of conductive lines are coupled to memory cells in a respective column.
    [15" id="US-20010002046-A1-CLM-00015] 15. A method of fabricating a memory cell, said method comprising the steps of:
    (a) forming an access device on a semiconductor substrate;
    (b) depositing a layer of dielectric material on said access device;
    (c) forming a pore in said layer of dielectric material, said pore being smaller than a photolithographic limit;
    (d) depositing a first layer of conductive material within said pore to form a first electrode;
    (e) depositing a layer of structure changing material on said first electrode; and
    (f) depositing a second layer of conductive material on said layer of structure changing material to form a second electrode.
    [16" id="US-20010002046-A1-CLM-00016] 16. The method, as set forth in
    claim 15 , wherein step (a) comprises the step of forming a diode.
    [17" id="US-20010002046-A1-CLM-00017] 17. The method, as set forth in
    claim 16 , wherein the step of forming a diode comprises the steps of:
    forming a layer of N doped polysilicon disposed on said substrate; and
    forming a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.
    [18" id="US-20010002046-A1-CLM-00018] 18. The method, as set forth in
    claim 15 , wherein step (c) comprises the steps of:
    forming a mask over said layer of dielectric material, said mask having a window therein exposing a portion of said layer of dielectric material, said window being sized at said photolithographic limit;
    forming a spacer within said window, said spacer covering a peripheral portion of said exposed portion of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and
    removing said exposed portion of said layer of dielectric material created by said second window to create said pore.
    [19" id="US-20010002046-A1-CLM-00019] 19. The method, as set forth in
    claim 15 , wherein step (d) comprises the steps of:
    depositing said first layer of conductive material onto said layer of dielectric material and into said pore using collimated physical vapor deposition; and
    removing portions of said first layer of conductive material deposited onto said layer of dielectric material.
    [20" id="US-20010002046-A1-CLM-00020] 20. The method, as set forth in
    claim 15 , wherein step (e) comprises the step of:
    depositing a layer of chalcogenide material on said first electrode.
    [21" id="US-20010002046-A1-CLM-00021] 21. The method, as set forth in
    claim 15 , wherein step (e) comprises the step of:
    depositing said layer of structure changing material in said pore.
    [22" id="US-20010002046-A1-CLM-00022] 22. The method, as set forth in
    claim 15 , further comprising the step of:
    forming a layer of insulative material substantially surrounding said access device, said layer of dielectric material, said layer of structure changing material, and said second electrode.
    [23" id="US-20010002046-A1-CLM-00023] 23. A method of fabricating a memory array, said method comprising the steps of:
    (a) forming a plurality of access devices on a semiconductor substrate;
    (b) forming a first plurality of conductive lines, each of said first plurality of conductive lines being coupled to respective access devices;
    (c) depositing a layer of dielectric material on said access devices;
    (d) forming a plurality of pores in said layer of dielectric material, each of said pores being smaller than a photolithographic limit;
    (e) depositing a first layer of conductive material within each of said pores to form a plurality of first electrodes;
    (f) depositing a layer of structure changing material on each of said first electrodes;
    (g) depositing a second layer of conductive material on said layer of structure changing material to form a plurality of second electrodes; and
    (h) forming a second plurality of conductive lines, each of said second plurality of conductive lines being coupled to respective second electrodes.
    [24" id="US-20010002046-A1-CLM-00024] 24. The method, as set forth in
    claim 23 , wherein step (a) comprises the step of forming a plurality of diodes.
    [25" id="US-20010002046-A1-CLM-00025] 25. The method, as set forth in
    claim 24 , wherein the step of forming said plurality of diodes comprises the steps of:
    forming a layer of N doped polysilicon disposed on said substrate; and
    forming a layer of P+ doped polysilicon disposed on said N doped layer of polysilicon.
    [26" id="US-20010002046-A1-CLM-00026] 26. The method, as set forth in
    claim 23 , wherein step (d) comprises the steps of:
    forming a mask over said layer of dielectric material, said mask having a plurality of windows therein exposing portions of said layer of dielectric material, said windows being sized at said photolithographic limit;
    forming a spacer within each of said windows, each spacer covering a peripheral portion of said respective exposed portions of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and
    removing said exposed portions of said layer of dielectric material created by said second windows to create said pores.
    [27" id="US-20010002046-A1-CLM-00027] 27. The method, as set forth in
    claim 23 , wherein step (e) comprises the steps of:
    depositing said first layer of conductive material onto said layer of dielectric material and into said pores using collimated physical vapor deposition; and
    removing portions of said first layer of conductive material deposited onto said layer of dielectric material.
    [28" id="US-20010002046-A1-CLM-00028] 28. The method, as set forth in
    claim 23 , wherein step (f) comprises the step of:
    depositing a layer of chalcogenide material on said first electrodes.
    [29" id="US-20010002046-A1-CLM-00029] 29. The method, as set forth in
    claim 23 , wherein step (f) comprises the step of:
    depositing said layer of structure changing material in said pores.
    [30" id="US-20010002046-A1-CLM-00030] 30. A method of fabricating an array of pores, said method comprising the steps of:
    forming a mask over a layer of dielectric material, said mask having a plurality of windows therein exposing portions of said layer of dielectric material, said windows being sized at said photolithographic limit;
    forming a spacer within each of said windows, each spacer covering a peripheral portion of said respective exposed portions of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit; and
    removing said exposed portions of said layer of dielectric material created by said second windows to create said pores.
    [31" id="US-20010002046-A1-CLM-00031] 31. A memory cell comprising:
    an access device formed on a semiconductor substrate;
    a layer of dielectric material disposed on said access device, said layer of dielectric material having a pore therein, said pore being formed by forming a mask over said layer of dielectric material, said mask having a window therein exposing a portion of said layer of dielectric material, said window being sized at said photolithographic limit, forming a spacer within said window, said spacer covering a peripheral portion of said exposed portion of said layer of dielectric material to create a second window exposing a portion of said layer of dielectric material smaller than said photolithographic limit, and removing said exposed portion of said layer of dielectric material created by said second window to create said pore;
    a first layer of conductive material disposed within said pore to form a first electrode;
    a layer of structure changing material disposed on said first electrode; and
    a second layer of conductive material disposed on said layer of structure changing material to form a second electrode.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6189582B1|2001-02-20|Small electrode for a chalcogenide switching device and method for fabricating same
    US6031287A|2000-02-29|Contact structure and memory element incorporating the same
    US8786101B2|2014-07-22|Contact structure in a memory device
    US6607974B2|2003-08-19|Method of forming a contact structure in a semiconductor device
    US7687881B2|2010-03-30|Small electrode for phase change memories
    US6111264A|2000-08-29|Small pores defined by a disposable internal spacer for use in chalcogenide memories
    US7485891B2|2009-02-03|Multi-bit phase change memory cell and multi-bit phase change memory including the same, method of forming a multi-bit phase change memory, and method of programming a multi-bit phase change memory
    US5789758A|1998-08-04|Chalcogenide memory cell with a plurality of chalcogenide electrodes
    US5789277A|1998-08-04|Method of making chalogenide memory device
    US6300684B1|2001-10-09|Method for fabricating an array of ultra-small pores for chalcogenide memory cells
    同族专利:
    公开号 | 公开日
    US7102151B2|2006-09-05|
    US5952671A|1999-09-14|
    US7453082B2|2008-11-18|
    US20080055973A1|2008-03-06|
    US6777705B2|2004-08-17|
    US20060261380A1|2006-11-23|
    US20050169070A1|2005-08-04|
    US6189582B1|2001-02-20|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US3423646A|1965-02-01|1969-01-21|Sperry Rand Corp|Computer logic device consisting of an array of tunneling diodes,isolators and short circuits|
    US3602635A|1970-06-30|1971-08-31|Ibm|Micro-circuit device|
    US3796926A|1971-03-29|1974-03-12|Ibm|Bistable resistance device which does not require forming|
    US3877049A|1973-11-28|1975-04-08|William D Buckley|Electrodes for amorphous semiconductor switch devices and method of making the same|
    US4099260A|1976-09-20|1978-07-04|Bell Telephone Laboratories, Incorporated|Bipolar read-only-memory unit having self-isolating bit-lines|
    US4115872A|1977-05-31|1978-09-19|Burroughs Corporation|Amorphous semiconductor memory device for employment in an electrically alterable read-only memory|
    US4194283A|1977-08-17|1980-03-25|Siemens Aktiengesellschaft|Process for the production of a single transistor memory cell|
    US4227297A|1977-08-23|1980-10-14|Siemens Aktiengesellschaft|Method for producing a single transistor storage cell|
    US4203123A|1977-12-12|1980-05-13|Burroughs Corporation|Thin film memory device employing amorphous semiconductor materials|
    US4174521A|1978-04-06|1979-11-13|Harris Corporation|PROM electrically written by solid phase epitaxy|
    US4502208A|1979-01-02|1985-03-05|Texas Instruments Incorporated|Method of making high density VMOS electrically-programmable ROM|
    US4272562A|1979-06-19|1981-06-09|Harris Corporation|Method of fabricating amorphous memory devices of reduced first fire threshold voltage|
    US4499557A|1980-10-28|1985-02-12|Energy Conversion Devices, Inc.|Programmable cell for use in programmable electronic arrays|
    US4433342A|1981-04-06|1984-02-21|Harris Corporation|Amorphous switching device with residual crystallization retardation|
    US4458260A|1981-10-06|1984-07-03|Rca Inc.|Avalanche photodiode array|
    US4569698A|1982-02-25|1986-02-11|Raytheon Company|Method of forming isolated device regions by selective successive etching of composite masking layers and semiconductor material prior to ion implantation|
    US4502914A|1982-11-13|1985-03-05|International Business Machines Corporation|Method of making structures with dimensions in the sub-micrometer range|
    US4677742A|1983-01-18|1987-07-07|Energy Conversion Devices, Inc.|Electronic matrix arrays and method for making the same|
    US4795657A|1984-04-13|1989-01-03|Energy Conversion Devices, Inc.|Method of fabricating a programmable array|
    US4666252A|1984-06-29|1987-05-19|Energy Conversion Devices, Inc.|High yield liquid crystal display and method of making same|
    US4630355A|1985-03-08|1986-12-23|Energy Conversion Devices, Inc.|Electric circuits having repairable circuit lines and method of making the same|
    US4642140A|1985-04-30|1987-02-10|The United States Of America As Represented By The United States Department Of Energy|Process for producing chalcogenide semiconductors|
    US4876668A|1985-07-31|1989-10-24|California Institute Of Technology|Thin film memory matrix using amorphous and high resistive layers|
    US4892840A|1986-03-27|1990-01-09|Texas Instruments Incorporated|EPROM with increased floating gate/control gate coupling|
    US4757359A|1986-04-07|1988-07-12|American Microsystems, Inc.|Thin oxide fuse|
    US4823181A|1986-05-09|1989-04-18|Actel Corporation|Programmable low impedance anti-fuse element|
    US4876220A|1986-05-16|1989-10-24|Actel Corporation|Method of making programmable low impedance interconnect diode element|
    US4881114A|1986-05-16|1989-11-14|Actel Corporation|Selectively formable vertical diode circuit element|
    US4809044A|1986-08-22|1989-02-28|Energy Conversion Devices, Inc.|Thin film overvoltage protection devices|
    US4804490A|1987-10-13|1989-02-14|Energy Conversion Devices, Inc.|Method of fabricating stabilized threshold switching material|
    US5144404A|1990-08-22|1992-09-01|National Semiconductor Corporation|Polysilicon Schottky clamped transistor and vertical fuse devices|
    US5341328A|1991-01-18|1994-08-23|Energy Conversion Devices, Inc.|Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life|
    US5166758A|1991-01-18|1992-11-24|Energy Conversion Devices, Inc.|Electrically erasable phase change memory|
    US5534711A|1991-01-18|1996-07-09|Energy Conversion Devices, Inc.|Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom|
    US5534712A|1991-01-18|1996-07-09|Energy Conversion Devices, Inc.|Electrically erasable memory elements characterized by reduced current and improved thermal stability|
    US5296716A|1991-01-18|1994-03-22|Energy Conversion Devices, Inc.|Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom|
    US5335219A|1991-01-18|1994-08-02|Ovshinsky Stanford R|Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements|
    US5536947A|1991-01-18|1996-07-16|Energy Conversion Devices, Inc.|Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom|
    US5293335A|1991-05-02|1994-03-08|Dow Corning Corporation|Ceramic thin film memory device|
    US5177567A|1991-07-19|1993-01-05|Energy Conversion Devices, Inc.|Thin-film structure for chalcogenide electrical switching devices and process therefor|
    US5166096A|1991-10-29|1992-11-24|International Business Machines Corporation|Process for fabricating self-aligned contact studs for semiconductor structures|
    US5359205A|1991-11-07|1994-10-25|Energy Conversion Devices, Inc.|Electrically erasable memory elements characterized by reduced current and improved thermal stability|
    US5569932A|1992-10-06|1996-10-29|Kulite Semiconductor Products, Inc.|Porous silicon carbide semiconductor device|
    US5578185A|1993-09-08|1996-11-26|Silicon Video Corporation|Method for creating gated filament structures for field emision displays|
    US5363329A|1993-11-10|1994-11-08|Eugeniy Troyan|Semiconductor memory device for use in an electrically alterable read-only memory|
    US5510629A|1994-05-27|1996-04-23|Crosspoint Solutions, Inc.|Multilayer antifuse with intermediate spacer layer|
    US5429988A|1994-06-13|1995-07-04|United Microelectronics Corporation|Process for producing high density conductive lines|
    US5415271A|1994-09-12|1995-05-16|Foster; Raymond K.|Reciprocating floor conveyor with overlay, protective plate|
    US5714795A|1994-11-11|1998-02-03|Tadahiro Ohmi|Semiconductor device utilizing silicide reaction|
    US5831276A|1995-06-07|1998-11-03|Micron Technology, Inc.|Three-dimensional container diode for use with multi-state material in a non-volatile memory cell|
    US5789758A|1995-06-07|1998-08-04|Micron Technology, Inc.|Chalcogenide memory cell with a plurality of chalcogenide electrodes|
    US5841150A|1995-06-07|1998-11-24|Micron Technology, Inc.|Stack/trench diode for use with a muti-state material in a non-volatile memory cell|
    US5751012A|1995-06-07|1998-05-12|Micron Technology, Inc.|Polysilicon pillar diode for use in a non-volatile memory cell|
    US5714768A|1995-10-24|1998-02-03|Energy Conversion Devices, Inc.|Second-layer phase change memory array on top of a logic device|
    US5687112A|1996-04-19|1997-11-11|Energy Conversion Devices, Inc.|Multibit single cell memory element having tapered contact|
    US6111264A|1996-07-22|2000-08-29|Micron Technology, Inc.|Small pores defined by a disposable internal spacer for use in chalcogenide memories|
    US5789277A|1996-07-22|1998-08-04|Micron Technology, Inc.|Method of making chalogenide memory device|
    US5814527A|1996-07-22|1998-09-29|Micron Technology, Inc.|Method of making small pores defined by a disposable internal spacer for use in chalcogenide memories|
    US5812441A|1996-10-21|1998-09-22|Micron Technology, Inc.|MOS diode for use in a non-volatile memory cell|US20030001230A1|2000-06-30|2003-01-02|Lowrey Tyler A.|Three dimensional programmable device and method for fabricating the same|
    US20030082908A1|2001-10-30|2003-05-01|Lowrey Tyler A.|Phase change material memory device|
    US20030214856A1|2002-02-20|2003-11-20|Stmicroelectronics S. R. I.|Contact structure, phase change memory cell, and manufacturing method thereof with elimination of double contacts|
    US20030219924A1|2001-12-05|2003-11-27|Stmicroelectronics S.R.L.|Small area contact region, high efficiency phase change memory cell and fabrication method thereof|
    US20040012009A1|2002-02-20|2004-01-22|Stmicroelectronics S.R.L.|Sublithographic contact structure, phase change memory cell with optimized heater shape, and manufacturing method thereof|
    US20040113137A1|2002-12-13|2004-06-17|Lowrey Tyler A.|Memory and access device and method therefor|
    US20040197947A1|2003-04-07|2004-10-07|Fricke Peter J.|Memory-cell filament electrodes and methods|
    US20040211953A1|2003-01-15|2004-10-28|Stmicroelectronics S.R.L.|Sublithographic contact structure, in particular for a phase change memory cell, and fabrication process thereof|
    US20040229423A1|2001-11-19|2004-11-18|Moore John T.|Electrode structure for use in an integrated circuit|
    US6864521B2|2002-08-29|2005-03-08|Micron Technology, Inc.|Method to control silver concentration in a resistance variable memory element|
    US6891747B2|2002-02-20|2005-05-10|Stmicroelectronics S.R.L.|Phase change memory cell and manufacturing method thereof using minitrenches|
    US20050205964A1|2004-03-17|2005-09-22|Chen Yi C|Method of forming a chalcogenide memory cell having a horizontal electrode and a memory cell produced by the method|
    US20060072370A1|2004-08-17|2006-04-06|Bong-Jin Kuh|Phase-changeable memory devices and methods of forming the same|
    US20060097238A1|2002-07-26|2006-05-11|Laurent Breuil|Non-volatile memory element and production method thereof and storage memory arrangement|
    US20060175599A1|2005-02-10|2006-08-10|Infineon Technologies North America Corp.|Phase change memory cell with high read margin at low power operation|
    US20060284237A1|2005-06-20|2006-12-21|Jae-Hyun Park|Phase change memory cells having a cell diode and a bottom electrode self-aligned with each other and methods of fabricating the same|
    US20070096162A1|2005-11-02|2007-05-03|Thomas Happ|Phase change memory having multilayer thermal insulation|
    US20070148814A1|2005-12-22|2007-06-28|Stmicroelectronics S.R.L.|Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array thereby manufactured|
    US7259040B2|2003-08-05|2007-08-21|Stmicroelectronics S.R.L.|Process for manufacturing a phase change memory array in Cu-damascene technology and phase change memory array manufactured thereby|
    US20080315174A1|2007-06-20|2008-12-25|Samsung Electronics Co., Ltd.|Variable resistance non-volatile memory cells and methods of fabricating same|
    US20090166600A1|2005-06-20|2009-07-02|Jae-Hyun Park|Integrated circuit devices having a stress buffer spacer and methods of fabricating the same|
    US20090180313A1|2008-01-15|2009-07-16|Wim Deweerd|Chalcogenide anti-fuse|
    US20090184305A1|2008-01-23|2009-07-23|Samsung Electronics Co., Ltd.|Resistive memory devices and methods of manufacturing the same|
    US20090303780A1|2008-06-09|2009-12-10|Qimonda Ag|Integrated circuit including an array of diodes coupled to a layer of resistance changing material|
    EP1780814A3|2005-10-27|2010-10-13|Qimonda AG|Phase change memory cell|
    US20140158964A1|2012-12-06|2014-06-12|Samsung Electronics Co., Ltd.|Semiconductor Devices Having Blocking Layers and Methods of Forming the Same|DE2049658C3|1970-10-09|1975-08-28|Messerschmitt-Boelkow-Blohm Gmbh, 8000 Muenchen|Electronic storage element|
    US3886577A|1973-09-12|1975-05-27|Energy Conversion Devices Inc|Filament-type memory semiconductor device and method of making the same|
    AU562641B2|1983-01-18|1987-06-18|Energy Conversion Devices Inc.|Electronic matrix array|
    US4496419A|1983-02-28|1985-01-29|Cornell Research Foundation, Inc.|Fine line patterning method for submicron devices|
    JPS60109266A|1983-11-18|1985-06-14|Hitachi Ltd|Memory device|
    US4616404A|1984-11-30|1986-10-14|Advanced Micro Devices, Inc.|Method of making improved lateral polysilicon diode by treating plasma etched sidewalls to remove defects|
    US5414271A|1991-01-18|1995-05-09|Energy Conversion Devices, Inc.|Electrically erasable memory elements having improved set resistance stability|
    US6420725B1|1995-06-07|2002-07-16|Micron Technology, Inc.|Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
    US5952671A|1997-05-09|1999-09-14|Micron Technology, Inc.|Small electrode for a chalcogenide switching device and method for fabricating same|US5879955A|1995-06-07|1999-03-09|Micron Technology, Inc.|Method for fabricating an array of ultra-small pores for chalcogenide memory cells|
    US5952671A|1997-05-09|1999-09-14|Micron Technology, Inc.|Small electrode for a chalcogenide switching device and method for fabricating same|
    NO973993L|1997-09-01|1999-03-02|Opticom As|Reading memory and reading memory devices|
    US6828230B2|1997-09-12|2004-12-07|Micron Technology, Inc.|Integrated circuit having conductive paths of different heights formed from the same layer structure and method for forming the same|
    CN1210819C|1999-03-25|2005-07-13|能源变换设备有限公司|Electrically programmable memory element with improved contacts|
    US7157314B2|1998-11-16|2007-01-02|Sandisk Corporation|Vertically stacked field programmable nonvolatile memory and method of fabrication|
    US20040124407A1|2000-02-11|2004-07-01|Kozicki Michael N.|Scalable programmable structure, an array including the structure, and methods of forming the same|
    US6774387B2|2001-06-26|2004-08-10|Ovonyx, Inc.|Programmable resistance memory element|
    US6613604B2|2001-08-02|2003-09-02|Ovonyx, Inc.|Method for making small pore for use in programmable resistance memory element|
    US7365354B2|2001-06-26|2008-04-29|Ovonyx, Inc.|Programmable resistance memory element and method for making same|
    US6358791B1|1999-06-04|2002-03-19|International Business Machines Corporation|Method for increasing a very-large-scale-integratedcapacitor size on bulk silicon and silicon-on-insulatorwafers and structure formed thereby|
    JP4491870B2|1999-10-27|2010-06-30|ソニー株式会社|Driving method of nonvolatile memory|
    US8575719B2|2000-04-28|2013-11-05|Sandisk 3D Llc|Silicon nitride antifuse for use in diode-antifuse memory arrays|
    US6339544B1|2000-09-29|2002-01-15|Intel Corporation|Method to enhance performance of thermal resistor device|
    US6696355B2|2000-12-14|2004-02-24|Ovonyx, Inc.|Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory|
    US6569705B2|2000-12-21|2003-05-27|Intel Corporation|Metal structure for a phase-change memory device|
    US6534781B2|2000-12-26|2003-03-18|Ovonyx, Inc.|Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact|
    US6709958B2|2001-08-30|2004-03-23|Micron Technology, Inc.|Integrated circuit device and fabrication using metal-doped chalcogenide materials|
    US6507061B1|2001-08-31|2003-01-14|Intel Corporation|Multiple layer phase-change memory|
    US7109056B2|2001-09-20|2006-09-19|Micron Technology, Inc.|Electro-and electroless plating of metal in the manufacture of PCRAM devices|
    US7151273B2|2002-02-20|2006-12-19|Micron Technology, Inc.|Silver-selenide/chalcogenide glass stack for resistance variable memory|
    US6849868B2|2002-03-14|2005-02-01|Micron Technology, Inc.|Methods and apparatus for resistance variable material cells|
    US6579760B1|2002-03-28|2003-06-17|Macronix International Co., Ltd.|Self-aligned, programmable phase change memory|
    EP1502480A4|2002-05-08|2009-07-01|Btu Int|Plasma-assisted heat treatment|
    US6605821B1|2002-05-10|2003-08-12|Hewlett-Packard Development Company, L.P.|Phase change material electronic memory structure and method for forming|
    US6864503B2|2002-08-09|2005-03-08|Macronix International Co., Ltd.|Spacer chalcogenide memory method and device|
    KR100448899B1|2002-08-20|2004-09-16|삼성전자주식회사|Phase changeable memory device|
    KR100448908B1|2002-09-03|2004-09-16|삼성전자주식회사|Phase-changeable memory device structure and method for fabricating the same|
    KR100481866B1|2002-11-01|2005-04-11|삼성전자주식회사|Phase changeable memory device and method of fabricating the same|
    EP1469532B1|2003-04-16|2009-08-26|STMicroelectronics S.r.l.|Self-aligned process for manufacturing a phase change memory cell and phase change memory cell thereby manufactured|
    TWI597724B|2005-12-24|2017-09-01|奧佛尼克公司|Programmable matrix array with chalcogenide material|
    US7499315B2|2003-06-11|2009-03-03|Ovonyx, Inc.|Programmable matrix array with chalcogenide material|
    US7236394B2|2003-06-18|2007-06-26|Macronix International Co., Ltd.|Transistor-free random access memory|
    US6838692B1|2003-06-23|2005-01-04|Macronix International Co., Ltd.|Chalcogenide memory device with multiple bits per cell|
    KR100615586B1|2003-07-23|2006-08-25|삼성전자주식회사|Phase change memory device including localized phase transition area in porous dielectric layer and method of forming the same|
    US7161167B2|2003-08-04|2007-01-09|Intel Corporation|Lateral phase change memory|
    US7211819B2|2003-08-04|2007-05-01|Intel Corporation|Damascene phase change memory|
    US7471552B2|2003-08-04|2008-12-30|Ovonyx, Inc.|Analog phase change memory|
    JP2005150243A|2003-11-12|2005-06-09|Toshiba Corp|Phase transition memory|
    US6916696B1|2003-11-20|2005-07-12|Advanced Micro Devices, Inc.|Method for manufacturing a memory element|
    US7038230B2|2004-01-06|2006-05-02|Macronix Internation Co., Ltd.|Horizontal chalcogenide element defined by a pad for use in solid-state memories|
    US7138687B2|2004-01-26|2006-11-21|Macronix International Co., Ltd.|Thin film phase-change memory|
    KR100733147B1|2004-02-25|2007-06-27|삼성전자주식회사|Phase-changeable memory device and method of manufacturing the same|
    US7482616B2|2004-05-27|2009-01-27|Samsung Electronics Co., Ltd.|Semiconductor devices having phase change memory cells, electronic systems employing the same and methods of fabricating the same|
    US7411208B2|2004-05-27|2008-08-12|Samsung Electronics Co., Ltd.|Phase-change memory device having a barrier layer and manufacturing method|
    US20050263801A1|2004-05-27|2005-12-01|Jae-Hyun Park|Phase-change memory device having a barrier layer and manufacturing method|
    DE102005025209B4|2004-05-27|2011-01-13|Samsung Electronics Co., Ltd., Suwon|Semiconductor memory device, electronic system and method for manufacturing a semiconductor memory device|
    US7002820B2|2004-06-17|2006-02-21|Hewlett-Packard Development Company, L.P.|Semiconductor storage device|
    TW200620473A|2004-09-08|2006-06-16|Renesas Tech Corp|Nonvolatile memory device|
    DE102004046392A1|2004-09-24|2006-04-06|Infineon Technologies Ag|Semiconductor memory|
    JP4466315B2|2004-10-21|2010-05-26|株式会社日立製作所|Phase change memory|
    US7364935B2|2004-10-29|2008-04-29|Macronix International Co., Ltd.|Common word line edge contact phase-change memory|
    US7135727B2|2004-11-10|2006-11-14|Macronix International Co., Ltd.|I-shaped and L-shaped contact structures and their fabrication methods|
    US7279380B2|2004-11-10|2007-10-09|Macronix International Co., Ltd.|Method of forming a chalcogenide memory cell having an ultrasmall cross-sectional area and a chalcogenide memory cell produced by the method|
    US20060108667A1|2004-11-22|2006-05-25|Macronix International Co., Ltd.|Method for manufacturing a small pin on integrated circuits or other devices|
    US7202493B2|2004-11-30|2007-04-10|Macronix International Co., Inc.|Chalcogenide memory having a small active region|
    US7220983B2|2004-12-09|2007-05-22|Macronix International Co., Ltd.|Self-aligned small contact phase-change memory method and device|
    TWI260764B|2004-12-10|2006-08-21|Macronix Int Co Ltd|Non-volatile memory cell and operating method thereof|
    US20060138467A1|2004-12-29|2006-06-29|Hsiang-Lan Lung|Method of forming a small contact in phase-change memory and a memory cell produced by the method|
    DE102005012047A1|2005-03-16|2006-09-28|Infineon Technologies Ag|Solid-state electrolyte memory manufacture involves coating first electrode with solid-state electrolyte layer, and then forming second electrode on solid-state electrolyte layer|
    US7505309B2|2005-04-20|2009-03-17|Micron Technology, Inc.|Static RAM memory cell with DNR chalcogenide devices and method of forming|
    US8183665B2|2005-11-15|2012-05-22|Nantero Inc.|Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same|
    US7514288B2|2005-06-17|2009-04-07|Macronix International Co., Ltd.|Manufacturing methods for thin film fuse phase change ram|
    US8237140B2|2005-06-17|2012-08-07|Macronix International Co., Ltd.|Self-aligned, embedded phase change RAM|
    US7598512B2|2005-06-17|2009-10-06|Macronix International Co., Ltd.|Thin film fuse phase change cell with thermal isolation layer and manufacturing method|
    US7514367B2|2005-06-17|2009-04-07|Macronix International Co., Ltd.|Method for manufacturing a narrow structure on an integrated circuit|
    US7696503B2|2005-06-17|2010-04-13|Macronix International Co., Ltd.|Multi-level memory cell having phase change element and asymmetrical thermal boundary|
    US7238994B2|2005-06-17|2007-07-03|Macronix International Co., Ltd.|Thin film plate phase change ram circuit and manufacturing method|
    US7321130B2|2005-06-17|2008-01-22|Macronix International Co., Ltd.|Thin film fuse phase change RAM and manufacturing method|
    US7534647B2|2005-06-17|2009-05-19|Macronix International Co., Ltd.|Damascene phase change RAM and manufacturing method|
    KR100687750B1|2005-09-07|2007-02-27|한국전자통신연구원|Phase change type memory device using sb-se metal alloy and method of manufacturing the same|
    US20070111429A1|2005-11-14|2007-05-17|Macronix International Co., Ltd.|Method of manufacturing a pipe shaped phase change memory|
    US7397060B2|2005-11-14|2008-07-08|Macronix International Co., Ltd.|Pipe shaped phase change memory|
    US7635855B2|2005-11-15|2009-12-22|Macronix International Co., Ltd.|I-shaped phase change memory cell|
    US7786460B2|2005-11-15|2010-08-31|Macronix International Co., Ltd.|Phase change memory device and manufacturing method|
    US7450411B2|2005-11-15|2008-11-11|Macronix International Co., Ltd.|Phase change memory device and manufacturing method|
    US7394088B2|2005-11-15|2008-07-01|Macronix International Co., Ltd.|Thermally contained/insulated phase change memory device and method |
    US7414258B2|2005-11-16|2008-08-19|Macronix International Co., Ltd.|Spacer electrode small pin phase change memory RAM and manufacturing method|
    TWI318003B|2005-11-21|2009-12-01|Macronix Int Co Ltd|Air cell thermal isolation for a memory array formed of a programmable resistive material|
    US7449710B2|2005-11-21|2008-11-11|Macronix International Co., Ltd.|Vacuum jacket for phase change memory element|
    US7479649B2|2005-11-21|2009-01-20|Macronix International Co., Ltd.|Vacuum jacketed electrode for phase change memory element|
    US7507986B2|2005-11-21|2009-03-24|Macronix International Co., Ltd.|Thermal isolation for an active-sidewall phase change memory cell|
    US7829876B2|2005-11-21|2010-11-09|Macronix International Co., Ltd.|Vacuum cell thermal isolation for a phase change memory device|
    US7599217B2|2005-11-22|2009-10-06|Macronix International Co., Ltd.|Memory cell device and manufacturing method|
    US7459717B2|2005-11-28|2008-12-02|Macronix International Co., Ltd.|Phase change memory cell and manufacturing method|
    US7688619B2|2005-11-28|2010-03-30|Macronix International Co., Ltd.|Phase change memory cell and manufacturing method|
    US7521364B2|2005-12-02|2009-04-21|Macronix Internation Co., Ltd.|Surface topology improvement method for plug surface areas|
    US7960774B2|2005-12-05|2011-06-14|Electronics And Telecommunications Research Institute|Memory devices including dielectric thin film and method of manufacturing the same|
    US7605079B2|2005-12-05|2009-10-20|Macronix International Co., Ltd.|Manufacturing method for phase change RAM with electrode layer process|
    US7709334B2|2005-12-09|2010-05-04|Macronix International Co., Ltd.|Stacked non-volatile memory device and methods for fabricating the same|
    US7642539B2|2005-12-13|2010-01-05|Macronix International Co., Ltd.|Thin film fuse phase change cell with thermal isolation pad and manufacturing method|
    US7531825B2|2005-12-27|2009-05-12|Macronix International Co., Ltd.|Method for forming self-aligned thermal isolation cell for a variable resistance memory array|
    US8062833B2|2005-12-30|2011-11-22|Macronix International Co., Ltd.|Chalcogenide layer etching method|
    US7741636B2|2006-01-09|2010-06-22|Macronix International Co., Ltd.|Programmable resistive RAM and manufacturing method|
    US20070158632A1|2006-01-09|2007-07-12|Macronix International Co., Ltd.|Method for Fabricating a Pillar-Shaped Phase Change Memory Element|
    US7560337B2|2006-01-09|2009-07-14|Macronix International Co., Ltd.|Programmable resistive RAM and manufacturing method|
    US7595218B2|2006-01-09|2009-09-29|Macronix International Co., Ltd.|Programmable resistive RAM and manufacturing method|
    US7825396B2|2006-01-11|2010-11-02|Macronix International Co., Ltd.|Self-align planerized bottom electrode phase change memory and manufacturing method|
    US7432206B2|2006-01-24|2008-10-07|Macronix International Co., Ltd.|Self-aligned manufacturing method, and manufacturing method for thin film fuse phase change ram|
    KR100679270B1|2006-01-27|2007-02-06|삼성전자주식회사|Phase-change ram and method for manufacturing the same|
    US7456421B2|2006-01-30|2008-11-25|Macronix International Co., Ltd.|Vertical side wall active pin structures in a phase change memory and manufacturing methods|
    US7956358B2|2006-02-07|2011-06-07|Macronix International Co., Ltd.|I-shaped phase change memory cell with thermal isolation|
    US7910907B2|2006-03-15|2011-03-22|Macronix International Co., Ltd.|Manufacturing method for pipe-shaped electrode phase change memory|
    US7554144B2|2006-04-17|2009-06-30|Macronix International Co., Ltd.|Memory device and manufacturing method|
    US7928421B2|2006-04-21|2011-04-19|Macronix International Co., Ltd.|Phase change memory cell with vacuum spacer|
    US8129706B2|2006-05-05|2012-03-06|Macronix International Co., Ltd.|Structures and methods of a bistable resistive random access memory|
    US7608848B2|2006-05-09|2009-10-27|Macronix International Co., Ltd.|Bridge resistance random access memory device with a singular contact structure|
    US7423300B2|2006-05-24|2008-09-09|Macronix International Co., Ltd.|Single-mask phase change memory element|
    US7820997B2|2006-05-30|2010-10-26|Macronix International Co., Ltd.|Resistor random access memory cell with reduced active area and reduced contact areas|
    US7732800B2|2006-05-30|2010-06-08|Macronix International Co., Ltd.|Resistor random access memory cell with L-shaped electrode|
    TW200802840A|2006-06-15|2008-01-01|Ind Tech Res Inst|Phase-change memory cell structures and methods for fabricating the same|
    US7696506B2|2006-06-27|2010-04-13|Macronix International Co., Ltd.|Memory cell with memory material insulation and manufacturing method|
    US7785920B2|2006-07-12|2010-08-31|Macronix International Co., Ltd.|Method for making a pillar-type phase change memory element|
    TWI305678B|2006-08-14|2009-01-21|Ind Tech Res Inst|Phase-change memory and fabricating method thereof|
    US7442603B2|2006-08-16|2008-10-28|Macronix International Co., Ltd.|Self-aligned structure and method for confining a melting point in a resistor random access memory|
    US7910905B2|2006-08-25|2011-03-22|Micron Technology, Inc.|Self-aligned, planar phase change memory elements and devices|
    US7772581B2|2006-09-11|2010-08-10|Macronix International Co., Ltd.|Memory device having wide area phase change element and small electrode contact area|
    US7504653B2|2006-10-04|2009-03-17|Macronix International Co., Ltd.|Memory cell device with circumferentially-extending memory element|
    US7510929B2|2006-10-18|2009-03-31|Macronix International Co., Ltd.|Method for making memory cell device|
    US7527985B2|2006-10-24|2009-05-05|Macronix International Co., Ltd.|Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas|
    US20080094885A1|2006-10-24|2008-04-24|Macronix International Co., Ltd.|Bistable Resistance Random Access Memory Structures with Multiple Memory Layers and Multilevel Memory States|
    US7863655B2|2006-10-24|2011-01-04|Macronix International Co., Ltd.|Phase change memory cells with dual access devices|
    US7388771B2|2006-10-24|2008-06-17|Macronix International Co., Ltd.|Methods of operating a bistable resistance random access memory with multiple memory layers and multilevel memory states|
    US7728318B2|2006-11-16|2010-06-01|Sandisk Corporation|Nonvolatile phase change memory cell having a reduced contact area|
    US8067762B2|2006-11-16|2011-11-29|Macronix International Co., Ltd.|Resistance random access memory structure for enhanced retention|
    US8163593B2|2006-11-16|2012-04-24|Sandisk Corporation|Method of making a nonvolatile phase change memory cell having a reduced contact area|
    KR101416876B1|2006-11-17|2014-07-08|가부시키가이샤 한도오따이 에네루기 켄큐쇼|Semiconductor device and method for manufacturing the same|
    KR100913395B1|2006-12-04|2009-08-21|한국전자통신연구원|Memory devices and method for fabricating the same|
    US7473576B2|2006-12-06|2009-01-06|Macronix International Co., Ltd.|Method for making a self-converged void and bottom electrode for memory cell|
    US20080137400A1|2006-12-06|2008-06-12|Macronix International Co., Ltd.|Phase Change Memory Cell with Thermal Barrier and Method for Fabricating the Same|
    US7476587B2|2006-12-06|2009-01-13|Macronix International Co., Ltd.|Method for making a self-converged memory material element for memory cell|
    US7682868B2|2006-12-06|2010-03-23|Macronix International Co., Ltd.|Method for making a keyhole opening during the manufacture of a memory cell|
    US7697316B2|2006-12-07|2010-04-13|Macronix International Co., Ltd.|Multi-level cell resistance random access memory with metal oxides|
    US7903447B2|2006-12-13|2011-03-08|Macronix International Co., Ltd.|Method, apparatus and computer program product for read before programming process on programmable resistive memory cell|
    US8344347B2|2006-12-15|2013-01-01|Macronix International Co., Ltd.|Multi-layer electrode structure|
    US7718989B2|2006-12-28|2010-05-18|Macronix International Co., Ltd.|Resistor random access memory cell device|
    US7515461B2|2007-01-05|2009-04-07|Macronix International Co., Ltd.|Current compliant sensing architecture for multilevel phase change memory|
    US20080164453A1|2007-01-07|2008-07-10|Breitwisch Matthew J|Uniform critical dimension size pore for pcram application|
    US7440315B2|2007-01-09|2008-10-21|Macronix International Co., Ltd.|Method, apparatus and computer program product for stepped reset programming process on programmable resistive memory cell|
    US7433226B2|2007-01-09|2008-10-07|Macronix International Co., Ltd.|Method, apparatus and computer program product for read before programming process on multiple programmable resistive memory cell|
    US7663135B2|2007-01-31|2010-02-16|Macronix International Co., Ltd.|Memory cell having a side electrode contact|
    US7535756B2|2007-01-31|2009-05-19|Macronix International Co., Ltd.|Method to tighten set distribution for PCRAM|
    US7619311B2|2007-02-02|2009-11-17|Macronix International Co., Ltd.|Memory cell device with coplanar electrode surface and method|
    US7701759B2|2007-02-05|2010-04-20|Macronix International Co., Ltd.|Memory cell device and programming methods|
    US7483292B2|2007-02-07|2009-01-27|Macronix International Co., Ltd.|Memory cell with separate read and program paths|
    US7463512B2|2007-02-08|2008-12-09|Macronix International Co., Ltd.|Memory element with reduced-current phase change element|
    US8138028B2|2007-02-12|2012-03-20|Macronix International Co., Ltd|Method for manufacturing a phase change memory device with pillar bottom electrode|
    US7884343B2|2007-02-14|2011-02-08|Macronix International Co., Ltd.|Phase change memory cell with filled sidewall memory element and method for fabricating the same|
    US7619237B2|2007-02-21|2009-11-17|Macronix International Co., Ltd.|Programmable resistive memory cell with self-forming gap|
    US8008643B2|2007-02-21|2011-08-30|Macronix International Co., Ltd.|Phase change memory cell with heater and method for fabricating the same|
    US7956344B2|2007-02-27|2011-06-07|Macronix International Co., Ltd.|Memory cell with memory element contacting ring-shaped upper end of bottom electrode|
    US7786461B2|2007-04-03|2010-08-31|Macronix International Co., Ltd.|Memory structure with reduced-size memory element between memory material portions|
    US8610098B2|2007-04-06|2013-12-17|Macronix International Co., Ltd.|Phase change memory bridge cell with diode isolation device|
    US7755076B2|2007-04-17|2010-07-13|Macronix International Co., Ltd.|4F2 self align side wall active phase change memory|
    US7569844B2|2007-04-17|2009-08-04|Macronix International Co., Ltd.|Memory cell sidewall contacting side electrode|
    US7483316B2|2007-04-24|2009-01-27|Macronix International Co., Ltd.|Method and apparatus for refreshing programmable resistive memory|
    US7838860B2|2007-06-21|2010-11-23|Qimonda Ag|Integrated circuit including vertical diode|
    US8513637B2|2007-07-13|2013-08-20|Macronix International Co., Ltd.|4F2 self align fin bottom electrodes FET drive phase change memory|
    US7777215B2|2007-07-20|2010-08-17|Macronix International Co., Ltd.|Resistive memory structure with buffer layer|
    US7884342B2|2007-07-31|2011-02-08|Macronix International Co., Ltd.|Phase change memory bridge cell|
    US7729161B2|2007-08-02|2010-06-01|Macronix International Co., Ltd.|Phase change memory with dual word lines and source lines and method of operating same|
    US9018615B2|2007-08-03|2015-04-28|Macronix International Co., Ltd.|Resistor random access memory structure having a defined small area of electrical contact|
    US7642125B2|2007-09-14|2010-01-05|Macronix International Co., Ltd.|Phase change memory cell in via array with self-aligned, self-converged bottom electrode and method for manufacturing|
    US8178386B2|2007-09-14|2012-05-15|Macronix International Co., Ltd.|Phase change memory cell array with self-converged bottom electrode and method for manufacturing|
    US7551473B2|2007-10-12|2009-06-23|Macronix International Co., Ltd.|Programmable resistive memory with diode structure|
    US7919766B2|2007-10-22|2011-04-05|Macronix International Co., Ltd.|Method for making self aligning pillar memory cell device|
    US7804083B2|2007-11-14|2010-09-28|Macronix International Co., Ltd.|Phase change memory cell including a thermal protect bottom electrode and manufacturing methods|
    US7718990B2|2007-12-04|2010-05-18|Ovonyx, Inc.|Active material devices with containment layer|
    US7646631B2|2007-12-07|2010-01-12|Macronix International Co., Ltd.|Phase change memory cell having interface structures with essentially equal thermal impedances and manufacturing methods|
    US7639527B2|2008-01-07|2009-12-29|Macronix International Co., Ltd.|Phase change memory dynamic resistance test and manufacturing methods|
    US7879643B2|2008-01-18|2011-02-01|Macronix International Co., Ltd.|Memory cell with memory element contacting an inverted T-shaped bottom electrode|
    US7879645B2|2008-01-28|2011-02-01|Macronix International Co., Ltd.|Fill-in etching free pore device|
    US8158965B2|2008-02-05|2012-04-17|Macronix International Co., Ltd.|Heating center PCRAM structure and methods for making|
    US8084842B2|2008-03-25|2011-12-27|Macronix International Co., Ltd.|Thermally stabilized electrode structure|
    US8030634B2|2008-03-31|2011-10-04|Macronix International Co., Ltd.|Memory array with diode driver and method for fabricating the same|
    WO2009122569A1|2008-04-01|2009-10-08|株式会社 東芝|Information recording and replaying apparatus|
    US7825398B2|2008-04-07|2010-11-02|Macronix International Co., Ltd.|Memory cell having improved mechanical stability|
    US7791057B2|2008-04-22|2010-09-07|Macronix International Co., Ltd.|Memory cell having a buried phase change region and method for fabricating the same|
    US8077505B2|2008-05-07|2011-12-13|Macronix International Co., Ltd.|Bipolar switching of phase change device|
    US7701750B2|2008-05-08|2010-04-20|Macronix International Co., Ltd.|Phase change device having two or more substantial amorphous regions in high resistance state|
    US8415651B2|2008-06-12|2013-04-09|Macronix International Co., Ltd.|Phase change memory cell having top and bottom sidewall contacts|
    US8134857B2|2008-06-27|2012-03-13|Macronix International Co., Ltd.|Methods for high speed reading operation of phase change memory and device employing same|
    US20100019215A1|2008-07-22|2010-01-28|Macronix International Co., Ltd.|Mushroom type memory cell having self-aligned bottom electrode and diode access device|
    US7932506B2|2008-07-22|2011-04-26|Macronix International Co., Ltd.|Fully self-aligned pore-type memory cell having diode access device|
    US7888165B2|2008-08-14|2011-02-15|Micron Technology, Inc.|Methods of forming a phase change material|
    US7903457B2|2008-08-19|2011-03-08|Macronix International Co., Ltd.|Multiple phase change materials in an integrated circuit for system on a chip application|
    US7772583B2|2008-08-21|2010-08-10|Micron Technology, Inc.|Memory devices and methods of forming the same|
    US7834342B2|2008-09-04|2010-11-16|Micron Technology, Inc.|Phase change material and methods of forming the phase change material|
    US20100059729A1|2008-09-09|2010-03-11|Ovonyx, Inc.|Apparatus and method for memory|
    US7719913B2|2008-09-12|2010-05-18|Macronix International Co., Ltd.|Sensing circuit for PCRAM applications|
    US8101456B2|2008-10-01|2012-01-24|International Business Machines Corporation|Method to reduce a via area in a phase change memory cell|
    US8324605B2|2008-10-02|2012-12-04|Macronix International Co., Ltd.|Dielectric mesh isolated phase change structure for phase change memory|
    US7897954B2|2008-10-10|2011-03-01|Macronix International Co., Ltd.|Dielectric-sandwiched pillar memory device|
    US8036014B2|2008-11-06|2011-10-11|Macronix International Co., Ltd.|Phase change memory program method without over-reset|
    US8664689B2|2008-11-07|2014-03-04|Macronix International Co., Ltd.|Memory cell access device having a pn-junction with polycrystalline plug and single-crystal semiconductor regions|
    US8907316B2|2008-11-07|2014-12-09|Macronix International Co., Ltd.|Memory cell access device having a pn-junction with polycrystalline and single crystal semiconductor regions|
    US7869270B2|2008-12-29|2011-01-11|Macronix International Co., Ltd.|Set algorithm for phase change memory cell|
    US8089137B2|2009-01-07|2012-01-03|Macronix International Co., Ltd.|Integrated circuit memory with single crystal silicon on silicide driver and manufacturing method|
    US8107283B2|2009-01-12|2012-01-31|Macronix International Co., Ltd.|Method for setting PCRAM devices|
    US8030635B2|2009-01-13|2011-10-04|Macronix International Co., Ltd.|Polysilicon plug bipolar transistor for phase change memory|
    US8064247B2|2009-01-14|2011-11-22|Macronix International Co., Ltd.|Rewritable memory device based on segregation/re-absorption|
    US8933536B2|2009-01-22|2015-01-13|Macronix International Co., Ltd.|Polysilicon pillar bipolar transistor with self-aligned memory element|
    US8084760B2|2009-04-20|2011-12-27|Macronix International Co., Ltd.|Ring-shaped electrode and manufacturing method for same|
    US8173987B2|2009-04-27|2012-05-08|Macronix International Co., Ltd.|Integrated circuit 3D phase change memory array and manufacturing method|
    US8097871B2|2009-04-30|2012-01-17|Macronix International Co., Ltd.|Low operational current phase change memory structures|
    US7933139B2|2009-05-15|2011-04-26|Macronix International Co., Ltd.|One-transistor, one-resistor, one-capacitor phase change memory|
    US8350316B2|2009-05-22|2013-01-08|Macronix International Co., Ltd.|Phase change memory cells having vertical channel access transistor and memory plane|
    US7968876B2|2009-05-22|2011-06-28|Macronix International Co., Ltd.|Phase change memory cell having vertical channel access transistor|
    US8809829B2|2009-06-15|2014-08-19|Macronix International Co., Ltd.|Phase change memory having stabilized microstructure and manufacturing method|
    US8406033B2|2009-06-22|2013-03-26|Macronix International Co., Ltd.|Memory device and method for sensing and fixing margin cells|
    US8238149B2|2009-06-25|2012-08-07|Macronix International Co., Ltd.|Methods and apparatus for reducing defect bits in phase change memory|
    US8363463B2|2009-06-25|2013-01-29|Macronix International Co., Ltd.|Phase change memory having one or more non-constant doping profiles|
    US7894254B2|2009-07-15|2011-02-22|Macronix International Co., Ltd.|Refresh circuitry for phase change memory|
    US8198619B2|2009-07-15|2012-06-12|Macronix International Co., Ltd.|Phase change memory cell structure|
    US8110822B2|2009-07-15|2012-02-07|Macronix International Co., Ltd.|Thermal protect PCRAM structure and methods for making|
    US20110049456A1|2009-09-03|2011-03-03|Macronix International Co., Ltd.|Phase change structure with composite doping for phase change memory|
    US8064248B2|2009-09-17|2011-11-22|Macronix International Co., Ltd.|2T2R-1T1R mix mode phase change memory array|
    US8159857B2|2009-09-21|2012-04-17|Infineon Technologies Ag|Electronic device with a programmable resistive element and a method for blocking a device|
    US8178387B2|2009-10-23|2012-05-15|Macronix International Co., Ltd.|Methods for reducing recrystallization time for a phase change material|
    US8481396B2|2009-10-23|2013-07-09|Sandisk 3D Llc|Memory cell that includes a carbon-based reversible resistance switching element compatible with a steering element, and methods of forming the same|
    US8551855B2|2009-10-23|2013-10-08|Sandisk 3D Llc|Memory cell that includes a carbon-based reversible resistance switching element compatible with a steering element, and methods of forming the same|
    CN102648522B|2009-11-30|2014-10-22|松下电器产业株式会社|Nonvolatile storage element, method for manufacturing same, and nonvolatile storage device|
    US8551850B2|2009-12-07|2013-10-08|Sandisk 3D Llc|Methods of forming a reversible resistance-switching metal-insulator-metal structure|
    US8389375B2|2010-02-11|2013-03-05|Sandisk 3D Llc|Memory cell formed using a recess and methods for forming the same|
    US8237146B2|2010-02-24|2012-08-07|Sandisk 3D Llc|Memory cell with silicon-containing carbon switching layer and methods for forming the same|
    US20110210306A1|2010-02-26|2011-09-01|Yubao Li|Memory cell that includes a carbon-based memory element and methods of forming the same|
    US8471360B2|2010-04-14|2013-06-25|Sandisk 3D Llc|Memory cell with carbon switching material having a reduced cross-sectional area and methods for forming the same|
    US8384429B2|2010-04-16|2013-02-26|Infineon Technologies Ag|Integrated circuit and method for manufacturing same|
    US8729521B2|2010-05-12|2014-05-20|Macronix International Co., Ltd.|Self aligned fin-type programmable memory cell|
    US8310864B2|2010-06-15|2012-11-13|Macronix International Co., Ltd.|Self-aligned bit line under word line memory array|
    US8395935B2|2010-10-06|2013-03-12|Macronix International Co., Ltd.|Cross-point self-aligned reduced cell size phase change memory|
    US9084610B2|2010-10-21|2015-07-21|Medtronic Ardian Luxembourg S.A.R.L.|Catheter apparatuses, systems, and methods for renal neuromodulation|
    WO2012061159A1|2010-10-25|2012-05-10|Medtronic Ardian Luxembourg S.A.R.L.|Catheter apparatuses having multi-electrode arrays for renal neuromodulation and associated systems and methods|
    US8497705B2|2010-11-09|2013-07-30|Macronix International Co., Ltd.|Phase change device for interconnection of programmable logic device|
    US8467238B2|2010-11-15|2013-06-18|Macronix International Co., Ltd.|Dynamic pulse operation for phase change memory|
    US8987700B2|2011-12-02|2015-03-24|Macronix International Co., Ltd.|Thermally confined electrode for programmable resistance memory|
    CN104271063B|2012-05-11|2017-10-24|美敦力Af卢森堡有限责任公司|Multiple electrode catheter component and associated system and method for renal regulation|
    US9044575B2|2012-10-22|2015-06-02|Medtronic Adrian Luxembourg S.a.r.l.|Catheters with enhanced flexibility and associated devices, systems, and methods|
    US10548663B2|2013-05-18|2020-02-04|Medtronic Ardian Luxembourg S.A.R.L.|Neuromodulation catheters with shafts for enhanced flexibility and control and associated devices, systems, and methods|
    US9153777B2|2013-06-03|2015-10-06|Micron Technology, Inc.|Thermally optimized phase change memory cells and methods of fabricating the same|
    KR102131075B1|2013-11-12|2020-07-07|삼성전자주식회사|A semiconductor device and method for manufacturing the same|
    CN104966717B|2014-01-24|2018-04-13|旺宏电子股份有限公司|A kind of storage arrangement and the method that the storage arrangement is provided|
    WO2015113034A1|2014-01-27|2015-07-30|Medtronic Ardian Luxembourg S.A.R.L.|Neuromodulation catheters having jacketed neuromodulation elements and related devices, systems, and methods|
    WO2015164280A1|2014-04-24|2015-10-29|Medtronic Ardian Luxembourg S.A.R.L.|Neuromodulation catheters having braided shafts and associated systems and methods|
    US9559113B2|2014-05-01|2017-01-31|Macronix International Co., Ltd.|SSL/GSL gate oxide in 3D vertical channel NAND|
    US9159412B1|2014-07-15|2015-10-13|Macronix International Co., Ltd.|Staggered write and verify for phase change memory|
    US9672906B2|2015-06-19|2017-06-06|Macronix International Co., Ltd.|Phase change memory with inter-granular switching|
    US10854245B1|2019-07-17|2020-12-01|Intel Corporation|Techniques to adapt DC bias of voltage regulators for memory devices as a function of bandwidth demand|
    法律状态:
    2008-01-25| FPAY| Fee payment|Year of fee payment: 4 |
    2010-01-04| AS| Assignment|Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416 Effective date: 20091223 |
    2012-01-18| FPAY| Fee payment|Year of fee payment: 8 |
    2016-03-25| REMI| Maintenance fee reminder mailed|
    2016-08-17| LAPS| Lapse for failure to pay maintenance fees|
    2016-09-12| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2016-10-04| FP| Expired due to failure to pay maintenance fee|Effective date: 20160817 |
    优先权:
    申请号 | 申请日 | 专利标题
    US08/854,220|US5952671A|1997-05-09|1997-05-09|Small electrode for a chalcogenide switching device and method for fabricating same|
    US09/344,604|US6189582B1|1997-05-09|1999-06-25|Small electrode for a chalcogenide switching device and method for fabricating same|
    US09/740,256|US6777705B2|1997-05-09|2000-12-19|X-point memory cell|US09/740,256| US6777705B2|1997-05-09|2000-12-19|X-point memory cell|
    US10/872,765| US7102151B2|1997-05-09|2004-06-21|Small electrode for a chalcogenide switching device and method for fabricating same|
    US11/494,052| US7453082B2|1997-05-09|2006-07-27|Small electrode for a chalcogenide switching device and method for fabricating same|
    US11/929,331| US20080055973A1|1997-05-09|2007-10-30|Small Electrode for a Chacogenide Switching Device and Method for Fabricating Same|
    [返回顶部]